

## 100102 Gate

Quint 2-Input OR-NOR Gate With Common Enable  
Product Specification

### ECL Products

#### DESCRIPTION

The 100102 has five 3-input gates. One input is a common enable to all five gates.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (-I <sub>EE</sub> )
100102	0.75ns	55mA


#### ORDERING CODE

PACKAGES	COMMERCIAL RANGE
	V <sub>CC1</sub> = V <sub>CC2</sub> = GND; V <sub>EE</sub> = -4.2V to -4.8V T <sub>A</sub> = 0°C to +85°C
Ceramic DIP	100102F
Ceramic Flat Pack	100102Y


#### PIN DESCRIPTION

PINS	DESCRIPTION
D <sub>0</sub> - D <sub>9</sub>	Data Inputs
E	Enable Input
Q <sub>0</sub> - Q <sub>4</sub>	Data Outputs (OR)
$\bar{Q}_0$ - $\bar{Q}_4$	Data Outputs (NOR)

#### PIN CONFIGURATION



#### LOGIC SYMBOL



## Gate

100102

FUNCTION TABLE (One Gate)

INPUTS			OUTPUTS	
D <sub>0</sub>	D <sub>1</sub>	E	Q <sub>0</sub>	$\bar{Q}_0$
X	X	H	H	L
X	H	X	H	L
H	X	X	H	L
L	L	L	L	H

Positive Logic:

H = HIGH state (more positive voltage) = 1

L = LOW state (less positive voltage) = 0

X = Don't Care

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.)

PARAMETER	100K ECL	UNIT
V <sub>EE</sub> Supply voltage (V <sub>CC1</sub> = V <sub>CC2</sub> = GND)	-7.0 to 0	V
V <sub>IN</sub> Input voltage (V <sub>IN</sub> should never be more negative than V <sub>EE</sub> )	V <sub>EE</sub> to +0.5	V
I <sub>O</sub> Output current	-55	mA
T <sub>S</sub> Storage temperature	-65 to +150	°C
T <sub>J</sub> Maximum junction temperature	+150	°C

## DC OPERATING CONDITIONS

PARAMETER		100K ECL			UNIT	
		Min	Nom	Max		
V <sub>CC1</sub> , V <sub>CC2</sub>	Circuit ground	0	0	0	V	
V <sub>EE</sub>	Supply voltage (negative)	-4.2	-4.5	-4.8	V	
V <sub>EE</sub>	Supply voltage (negative) when operating with 10K ECL family			-5.7	V	
V <sub>IH</sub>	HIGH level input voltage	V <sub>CC1</sub> = V <sub>CC2</sub> = GND	V <sub>EE</sub> = -4.2V	-1150	-880	mV
			V <sub>EE</sub> = -4.5V	-1165		
			V <sub>EE</sub> = -4.8V			
V <sub>IHT</sub>	HIGH level input threshold voltage	V <sub>CC1</sub> = V <sub>CC2</sub> = GND	V <sub>EE</sub> = -4.2V	-1150		mV
			V <sub>EE</sub> = -4.5V	-1165		
			V <sub>EE</sub> = -4.8V			
V <sub>ILT</sub>	LOW level input threshold voltage	T <sub>A</sub> = 0°C to +85°C	V <sub>EE</sub> = -4.2V		-1475	mV
			V <sub>EE</sub> = -4.5V		-1490	
			V <sub>EE</sub> = -4.8V			
V <sub>IL</sub>	LOW level input voltage	T <sub>A</sub> = 0°C to +85°C	V <sub>EE</sub> = -4.2V	-1810	-1475	mV
			V <sub>EE</sub> = -4.5V		-1490	
			V <sub>EE</sub> = -4.8V			
T <sub>A</sub>	Operating ambient temperature	0	+25	+85	°C	

## NOTE:

When operating at other than specified voltages (-4.2V, -4.5V, -4.8V) DC &amp; AC Characteristics will vary slightly from specified values.

## Gate

100102

**DC ELECTRICAL CHARACTERISTICS**  $V_{CC1} = V_{CC2} = \text{GND}$ ,  $V_{EE} = -4.2\text{V} \pm 0.010\text{V}$  to  $-4.8\text{V} \pm 0.010\text{V}$ ,  $T_A = 0^\circ\text{C}$  to  $+85^\circ\text{C}$   
 unless otherwise specified<sup>1, 3</sup>

PARAMETER		MIN	TYP	MAX	UNIT	TEST CONDITIONS <sup>2</sup>	
$V_{OH}$	HIGH level output voltage	$V_{EE} = -4.2\text{V}$	-1025		-870	mV	$V_{IN} = V_{IHmax}$ or $V_{IN} = V_{ILmin}$
		$V_{EE} = -4.5\text{V}$	-1025	-955	-880	mV	
		$V_{EE} = -4.8\text{V}$	-1035		-880	mV	
$V_{OHT}$	HIGH level output threshold voltage	$V_{EE} = -4.2\text{V}$	-1035			mV	$V_{IN} = V_{IHmin}$ or $V_{IN} = V_{ILmax}$
		$V_{EE} = -4.5\text{V}$	-1035			mV	
		$V_{EE} = -4.8\text{V}$	-1045			mV	
$V_{OLT}$	LOW level output threshold voltage	$V_{EE} = -4.2\text{V}$			-1590	mV	$V_{IN} = V_{IHmin}$ or $V_{IN} = V_{ILmax}$
		$V_{EE} = -4.5\text{V}$			-1610	mV	
		$V_{EE} = -4.8\text{V}$			-1610	mV	
$V_{OL}$	LOW level output voltage	$V_{EE} = -4.2\text{V}$	-1810		-1600	mV	$V_{IN} = V_{IHmax}$ or $V_{IN} = V_{ILmin}$
		$V_{EE} = -4.5\text{V}$	-1810	-1705	-1620	mV	
		$V_{EE} = -4.8\text{V}$	-1830		-1620	mV	
$I_{IH}$	HIGH level input current	$D_n$ inputs			350	$\mu\text{A}$	$V_{IN} = V_{IHmax}$
		E input			300	$\mu\text{A}$	
$I_{IL}$	LOW level input current	0.5				$\mu\text{A}$	$V_{IN} = V_{ILmin}$
$-I_{EE}$	$V_{EE}$ supply current	38	55	80		mA	Inputs open
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	HIGH level output voltage compensation	$V_{EE} = -4.2\text{V}$ $T_A = +25^\circ\text{C}$			0.025	V/V	Loading with $50\Omega$ to $-2.0\text{V} \pm 0.010\text{V}$
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	LOW level output voltage compensation				0.05	V/V	


**NOTES:**

- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to Section 3 Testing, DC testing.
- The specified limits shown in the DC Characteristics can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes while maintaining transverse air flow of 2.5 meters/s (500 linear feet/min) over the device either mounted in the test socket or on the printed circuit board. Test voltage values are given in the DC Operating Conditions and defined in Figure 3.

7

Gate

100102



AC ELECTRICAL CHARACTERISTICS

Ceramic DIP  $V_{CC1} = V_{CC2} = GND, V_{EE} = -4.2V \pm 0.010V$  to  $-4.8V \pm 0.010V$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
$t_{PLH}$ Propagation delay	0.45	1.35	0.45	1.15	0.45	1.40	ns	Figs. 4, 5, 6
$t_{PHL}$ $D_n$ to $Q_n$	0.45	1.35	0.45	1.15	0.45	1.40	ns	
$t_{PLH}$ Propagation delay	0.90	2.15	0.95	2.15	0.95	2.20	ns	
$t_{PHL}$ $E$ to $Q_n$	0.90	2.15	0.95	2.15	0.95	2.20	ns	
$t_{TLH}$ Transition time	0.45	1.20	0.45	1.10	0.45	1.10	ns	
$t_{THL}$ 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.10	ns	

Ceramic DIP  $V_{CC1} = V_{CC2} = GND, V_{EE} = -5.2V \pm 5\%$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
$t_{PLH}$ Propagation delay	0.45	1.35	0.45	1.15	0.45	1.40	ns	Figs. 4, 5, 6
$t_{PHL}$ $D_n$ to $Q_n$	0.45	1.35	0.45	1.15	0.45	1.40	ns	
$t_{PLH}$ Propagation delay	0.90	2.15	0.95	2.15	0.95	2.20	ns	
$t_{PHL}$ $E$ to $Q_n$	0.90	2.15	0.95	2.15	0.95	2.20	ns	
$t_{TLH}$ Transition time	0.45	1.20	0.45	1.10	0.45	1.10	ns	
$t_{THL}$ 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.10	ns	

Flat Pack  $V_{CC1} = V_{CC2} = GND, V_{EE} = -4.2V \pm 0.010V$  to  $-4.8V \pm 0.010V$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
$t_{PLH}$ Propagation delay	0.45	1.15	0.45	0.95	0.45	1.20	ns	Figs. 4, 5, 6
$t_{PHL}$ $D_n$ to $Q_n$	0.45	1.15	0.45	0.95	0.45	1.20	ns	
$t_{PLH}$ Propagation delay	0.90	1.95	0.95	1.95	0.95	2.00	ns	
$t_{PHL}$ $E$ to $Q_n$	0.90	1.95	0.95	1.95	0.95	2.00	ns	
$t_{TLH}$ Transition time	0.45	1.20	0.45	1.10	0.45	1.10	ns	
$t_{THL}$ 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.10	ns	

Gate

100102

**AC ELECTRICAL CHARACTERISTICS**

**Flat Pack**  $V_{CC1} = V_{CC2} = GND$ ,  $V_{EE} = -5.2V \pm 5\%$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
$t_{PLH}$ Propagation delay $t_{PHL}$ $D_n$ to $Q_n$	0.45	1.15	0.45	0.95	0.45	1.20	ns	Figs. 4, 5, 6
$t_{PLH}$ Propagation delay $t_{PHL}$	0.90	1.95	0.95	1.95	0.95	2.00	ns	
$t_{TLH}$ Transition time $t_{THL}$ 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.10	ns	
	0.45	1.20	0.45	1.10	0.45	1.10	ns	

**AC WAVEFORMS**




Figure 4. Propagation Delay and Transition Times

7

