

100114 Line Receiver

Quint Differential Line Receiver
Product Specification

ECL Products

DESCRIPTION

The 100114 contains five gates with differential inputs and complementary outputs. An internal reference bias is available (V_{BB}), which enables, when connected to a gate input, the other to operate as a standard 100K ECL input. The direct output of a gate goes LOW, and the complementary one goes HIGH when both inputs are either open, or at V_{CC} , or have equal voltage applied.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (- I_{EE})
100114	1.40ns	73mA


ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC1} = V_{CC2} = \text{GND}; V_{EE} = -4.2\text{V to } -4.8\text{V}$ $T_A = 0^\circ\text{C to } +85^\circ\text{C}$
Ceramic DIP	100114F
Ceramic Flat Pack	100114Y


PIN DESCRIPTION

PINS	DESCRIPTION
D_1, D_3, D_5, D_7, D_9	Data Inputs
$\bar{D}_0, \bar{D}_2, \bar{D}_4, \bar{D}_6, \bar{D}_8$	Inverting Data Inputs
$Q_0 - Q_4, \bar{Q}_0 - \bar{Q}_4$	Data Outputs

PIN CONFIGURATION



LOGIC SYMBOL



Line Receiver

100114

FUNCTION TABLE (One Gate)

INPUTS		OUTPUTS	
\bar{D}_0	D_1	\bar{Q}_0	Q_1
H	V_{BB}	H	L
L	V_{BB}	L	H
V_{BB}	H	L	H
V_{BB}	L	H	L
$V_{ID} \geq 0V$	$V_{ID} \geq 0V$	H	L
$V_{ID} \leq -0.150V$	$V_{ID} \leq -0.150V$	L	H
$-0.150V < V_{ID} < 0V$	$-0.150V < V_{ID} < 0V$	*	*
open	open	H	L
V_{CC}	V_{CC}	H	L

Positive Logic:

H = HIGH state (more positive voltage) = 1

L = LOW state (less positive voltage) = 0

* = Indeterminate state

V_{BB} = Internal reference pin 22 (18)

V_{ID} = Complement to direct input voltage difference.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.)

PARAMETER	100K ECL	UNIT
V_{EE} Supply voltage ($V_{CC1} = V_{CC2} = GND$)	-7.0 to 0	V
V_{IN} Input voltage (V_{IN} should never be more negative than V_{EE})	V_{EE} to +0.5	V
I_O Output source current	-55	mA
T_S Storage temperature	-65 to +150	°C
T_J Maximum junction temperature	+150	°C

Line Receiver

100114

DC OPERATING CONDITIONS

PARAMETER		100K ECL			UNIT		
		Min	Nom	Max			
V _{CC1} , V _{CC2}	Circuit ground	0	0	0	V		
V _{EE}	Supply voltage (negative)	-4.2	-4.5	-4.8	V		
V _{EE}	Supply voltage (negative) when operating with 10K ECL family			-5.7	V		
V _{IH}	HIGH level input voltage	V _{CC1} = V _{CC2} = GND T _A = 0°C to +85°C	V _{EE} = -4.2V	-1150		mV	
			V _{EE} = -4.5V	-1165			-880
			V _{EE} = -4.8V				
V _{IHT}	HIGH level input threshold voltage	V _{CC1} = V _{CC2} = GND T _A = 0°C to +85°C	V _{EE} = -4.2V	-1150		mV	
			V _{EE} = -4.5V	-1165		mV	
			V _{EE} = -4.8V				
V _{ILT}	LOW level input threshold voltage	V _{CC1} = V _{CC2} = GND T _A = 0°C to +85°C	V _{EE} = -4.2V			-1475	mV
			V _{EE} = -4.5V			-1490	mV
			V _{EE} = -4.8V				
V _{IL}	LOW level input voltage	V _{CC1} = V _{CC2} = GND T _A = 0°C to +85°C	V _{EE} = -4.2V			-1475	mV
			V _{EE} = -4.5V	-1810			
			V _{EE} = -4.8V			-1490	
V _{IHmax}	Minimum permissible HIGH level input voltage	V _{CC1} = V _{CC2} = GND T _A = 0°C to +85°C	V _{EE} = -4.2V			-230	mV
			V _{EE} = -4.5V				
			V _{EE} = -4.8V				
V _{REFmin}	Minimum permissible extended input reference voltage	V _{CC1} = V _{CC2} = GND T _A = 0°C to +85°C	V _{EE} = -4.2V			-2300	mV
			V _{EE} = -4.5V				
			V _{EE} = -4.8V				
V _{CM}	Common mode voltage	V _{CC1} = V _{CC2} = GND T _A = 0°C to +85°C permissible ± V _{CM} with respect to V _{BB}	V _{EE} = -4.2V			1.0	V
			V _{EE} = -4.5V				
			V _{EE} = -4.8V				
V _{DIFF}	Differential input voltage	V _{CC1} = V _{CC2} = GND T _A = 0°C to +85°C required for full swing output	V _{EE} = -4.2V	150			mV
			V _{EE} = -4.5V				
			V _{EE} = -4.8V				
T _A	Operating ambient temperature		0	+25	+85		°C

NOTE:

When operating at other than specified voltages (-4.2V, -4.5V, -4.8V) DC & AC Characteristics will vary slightly from specified values.

7

Line Receiver

100114

DC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -4.2\text{V} \pm 0.010\text{V}$ to $-4.8\text{V} \pm 0.010\text{V}$, $T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise specified^{1,3}

PARAMETER		MIN	TYP	MAX	UNIT	TEST CONDITIONS ²	
V_{OH}	HIGH level output voltage	$V_{EE} = -4.2\text{V}$	-1025		-870	mV	$V_{IN} = V_{IHmax}$ or $V_{IN} = V_{ILmin}$
		$V_{EE} = -4.5\text{V}$	-1025	-955	-880	mV	
		$V_{EE} = -4.8\text{V}$	-1035		-880	mV	
V_{OHT}	HIGH level output threshold voltage	$V_{EE} = -4.2\text{V}$	-1035			mV	$V_{IN} = V_{IHmin}$ or $V_{IN} = V_{ILmax}$
		$V_{EE} = -4.5\text{V}$	-1035			mV	
		$V_{EE} = -4.8\text{V}$	-1045			mV	
V_{OLT}	LOW level output threshold voltage	$V_{EE} = -4.2\text{V}$			-1590	mV	$V_{IN} = V_{IHmin}$ or $V_{IN} = V_{ILmax}$
		$V_{EE} = -4.5\text{V}$			-1610	mV	
		$V_{EE} = -4.8\text{V}$			-1610	mV	
V_{OL}	LOW level output voltage	$V_{EE} = -4.2\text{V}$	-1810		-1600	mV	$V_{IN} = V_{IHmax}$ or $V_{IN} = V_{ILmin}$
		$V_{EE} = -4.5\text{V}$	-1810	-1705	-1620	mV	
		$V_{EE} = -4.8\text{V}$	-1830		-1620	mV	
V_{BB}	Output reference voltage	$V_{EE} = -4.5\text{V}$	-1380	-1320	-1260	mV	$I_{BB} = 0$ to $475\mu\text{A}$
		$V_{EE} = -4.2\text{V}$ to -4.8V	-1396	-1320	-1244	mV	
I_{IH}	HIGH level input current			65	μA	$V_{IN} = V_{IHmax}$, second input to V_{BB}	
I_{CBO}	Input leakage current	-10			μA	$V_{IN} = V_{EE}$, second input to V_{BB}	
$-I_{EE}$	V_{EE} supply current	51	73	106	mA	Inputs open	
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	HIGH level output voltage compensation	$V_{EE} = -4.2\text{V}$ $T_A = +25^\circ\text{C}$			0.035	V/V	
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	LOW level output voltage compensation				0.07	V/V	

NOTES:

- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to Section 3 Testing, DC Testing.
- The specified limits shown in the DC Characteristics can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes while maintaining transverse air flow of 2.5 meters/s (500 linear feet/min) over the device either mounted in the test socket or on the printed circuit board. Test voltage values are given in the DC Operating Conditions and defined in Figure 3.

Line Receiver

100114




Figure 3. Transfer Characteristics

AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $V_{CC1} = V_{CC2} = GND, V_{EE} = -4.2V \pm 0.010V$ to $-4.8V \pm 0.010V$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
t_{PLH} Propagation delay	0.55	2.20	0.60	2.20	0.70	2.40	ns	Figs. 4, 5, 6
t_{PHL} D_n, \bar{D}_n to Q_n, \bar{Q}_n	0.55	2.20	0.60	2.20	0.70	2.40	ns	
t_{TLH} Transition time	0.45	1.30	0.45	1.20	0.45	1.30	ns	
t_{THL} 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.30	ns	

Ceramic DIP $V_{CC1} = V_{CC2} = GND, V_{EE} = -5.2V \pm 5\%$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
t_{PLH} Propagation delay	0.55	2.20	0.60	2.20	0.70	2.40	ns	Figs. 4, 5, 6
t_{PHL} D_n, \bar{D}_n to Q_n, \bar{Q}_n	0.55	2.20	0.60	2.20	0.70	2.40	ns	
t_{TLH} Transition time	0.45	1.30	0.45	1.20	0.45	1.30	ns	
t_{THL} 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.30	ns	

Flat Pack $V_{CC1} = V_{CC2} = GND, V_{EE} = -4.2V \pm 0.010V$ to $-4.8V \pm 0.010V$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
t_{PLH} Propagation delay	0.55	2.00	0.60	2.00	0.70	2.20	ns	Figs. 4, 5, 6
t_{PHL} D_n, \bar{D}_n to Q_n, \bar{Q}_n	0.55	2.00	0.60	2.00	0.70	2.20	ns	
t_{TLH} Transition time	0.45	1.30	0.45	1.20	0.45	1.30	ns	
t_{THL} 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.30	ns	

Flat Pack $V_{CC1} = V_{CC2} = GND, V_{EE} = -5.2V \pm 5\%$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
t_{PLH} Propagation delay	0.55	2.00	0.60	2.00	0.70	2.20	ns	Figs. 4, 5, 6
t_{PHL} D_n, \bar{D}_n to Q_n, \bar{Q}_n	0.55	2.00	0.60	2.00	0.70	2.20	ns	
t_{TLH} Transition time	0.45	1.30	0.45	1.20	0.45	1.30	ns	
t_{THL} 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.30	ns	

Line Receiver

100114

AC WAVEFORMS




Figure 4. Propagation Delay and Transition Times

TEST CIRCUITS AND WAVEFORMS





Figure 5. Test Circuit

Line Receiver

100114



7