

100141 Shift Register

8-Bit Shift Register
Product Specification

ECL Products

DESCRIPTION

100141 has eight D-type flip-flops, and two selection inputs, S_0 , S_1 , allowing a parallel loading or left shifting or right shifting, or hold operation mode.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (-I _{EE})
100141	1.7ns	175mA


ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC1} = V_{CC2} = \text{GND}; V_{EE} = -4.2\text{V to } -4.8\text{V}$ $T_A = 0^\circ\text{C to } +85^\circ\text{C}$
Ceramic DIP	100141F
Ceramic Flat Pack	100141Y


PIN DESCRIPTION

PINS	DESCRIPTION
$D_0 - D_7$	Serial Data Inputs
$P_0 - P_3$	Parallel Data Inputs
CP	Clock Input
S_0, S_1	Select Inputs
$Q_0 - Q_7$	Data Outputs

PIN CONFIGURATION



LOGIC SYMBOL



Shift Register

100141

LOGIC DIAGRAM




Figure 3

FUNCTION TABLE

MODE	INPUTS			OUTPUTS								
	S ₀	S ₁	CP	7 Q _{n+1}	6 Q _{n+1}	5 Q _{n+1}	4 Q _{n+1}	3 Q _{n+1}	2 Q _{n+1}	1 Q _{n+1}	0 Q _{n+1}	
Register load	L	L	↑	7 P _n	6 P _n	5 P _n	4 P _n	3 P _n	2 P _n	1 P _n	0 P _n	
Right shift	L	H	↑	7 D _n	7 Q _n	6 Q _n	5 Q _n	4 Q _n	3 Q _n	2 Q _n	1 Q _n	0 Q _n
Left shift	H	L	↑	7 Q _n	6 Q _n	5 Q _n	4 Q _n	3 Q _n	2 Q _n	1 Q _n	0 D _n	
Hold state	H	H	X	7 Q _n	6 Q _n	5 Q _n	4 Q _n	3 Q _n	2 Q _n	1 Q _n	0 Q _n	

Positive Logic:
 H = HIGH state (more positive voltage) = 1
 L = LOW state (less positive voltage) = 0
 ↑ = LOW-to-HIGH transition
 X = Don't Care
 n = last state
 n + 1 = next state after transition

Shift Register

100141

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.)

PARAMETER		100K ECL	UNIT
V _{EE}	Supply voltage (V _{CC1} = V _{CC2} = GND)	-7.0 to 0	V
V _{IN}	Input voltage (V _{IN} should never be more negative than V _{EE})	V _{EE} to +0.5	V
I _O	Output source current	-55	mA
T _S	Storage temperature	-65 to +150	°C
T _J	Maximum junction temperature	+150	°C

DC OPERATING CONDITIONS

PARAMETER		100K ECL			UNIT		
		Min	Nom	Max			
V _{CC1} , V _{CC2}	Circuit ground	0	0	0	V		
V _{EE}	Supply voltage (negative)	-4.2	-4.5	-4.8	V		
V _{EE}	Supply voltage (negative) when operating with 10K ECL family			-5.7	V		
V _{IH}	HIGH level input voltage	V _{CC1} = V _{CC2} = GND	V _{EE} = -4.2V	-1150	-880	mV	
			V _{EE} = -4.5V	-1165			
			V _{EE} = -4.8V				
V _{IHT}	HIGH level input threshold voltage	V _{CC1} = V _{CC2} = GND	V _{EE} = -4.2V	-1150		mV	
			V _{EE} = -4.5V	-1165			
			V _{EE} = -4.8V				
V _{ILT}	LOW level input threshold voltage	T _A = 0°C to +85°C	V _{EE} = -4.2V			-1475	mV
			V _{EE} = -4.5V			-1490	
			V _{EE} = -4.8V				
V _{IL}	LOW level input voltage	T _A = 0°C to +85°C	V _{EE} = -4.2V	-1810		-1475	mV
			V _{EE} = -4.5V			-1490	
			V _{EE} = -4.8V				
T _A	Operating ambient temperature	0	+25	+85	°C		

NOTE:

When operating at other than specified voltages (-4.2V, -4.5V, -4.8V) DC & AC Characteristics will vary slightly from specified values.



Shift Register

100141

DC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -4.2\text{V} \pm 0.010\text{V}$ to $-4.8\text{V} \pm 0.010\text{V}$, $T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise specified^{1, 3}

PARAMETER		MIN	TYP	MAX	UNIT	TEST CONDITIONS ²	
V _{OH}	HIGH level output voltage	V _{EE} = -4.2V	-1025		-870	mV	V _{IN} = V _{IHmax} or V _{IN} = V _{ILmin}
		V _{EE} = -4.5V	-1025	-955	-880	mV	
		V _{EE} = -4.8V	-1035		-880	mV	
V _{OHT}	HIGH level output threshold voltage	V _{EE} = -4.2V	-1035			mV	V _{IN} = V _{IHmin} or V _{IN} = V _{ILmax}
		V _{EE} = -4.5V	-1035			mV	
		V _{EE} = -4.8V	-1045			mV	
V _{OLT}	LOW level output threshold voltage	V _{EE} = -4.2V			-1590	mV	V _{IN} = V _{IHmin} or V _{IN} = V _{ILmax}
		V _{EE} = -4.5V			-1610	mV	
		V _{EE} = -4.8V			-1610	mV	
V _{OL}	LOW level output voltage	V _{EE} = -4.2V	-1810		-1600	mV	V _{IN} = V _{IHmax} or V _{IN} = V _{ILmin}
		V _{EE} = -4.5V	-1810	-1705	-1620	mV	
		V _{EE} = -4.8V	-1830		-1620	mV	
I _{IH}	HIGH level input current	CP			640	μA	V _{IN} = V _{IHmax}
		D _n , P _n , S _n			220	μA	
I _{IL}	LOW level input current	0.5				μA	V _{IN} = V _{ILmin}
-I _{EE}	V _{EE} supply current	120	175	238		mA	Inputs open
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	HIGH level output voltage compensation	V _{EE} = -4.2V T _A = +25°C			0.025	V/V	
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	LOW level output voltage compensation				0.050	V/V	

NOTES:

1. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
2. Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to Section 3 Testing, DC Testing.
3. The specified limits shown in the DC Characteristics can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes while maintaining transverse air flow of 2.5 meters/s (500 linear feet/min) over the device either mounted in the test socket or on the printed circuit board. Test voltage values are given in the DC Operating Conditions and defined in Figure 4.

Shift Register

100141




Figure 4. Transfer Characteristics

AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $V_{CC1} = V_{CC2} = GND$, $V_{EE} = -4.2V \pm 0.010V$ to $-4.8V \pm 0.010V$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
f_{MAX} Maximum shift frequency	275		275		275		MHz	Figs. 5, 8, 9
t_{PLH} Propagation delay t_{PHL} CP to Q_n	0.90	2.40	1.10	2.40	1.10	2.55	ns	Figs. 5, 7, 9
t_{TLH} Transition time t_{THL} 20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.40	ns	
t_s Setup time D_n, P_n to CP	1.40		1.40		1.70		ns	Figs. 6, 9
t_h Hold time D_n, P_n to CP	0.60		0.60		0.60		ns	
t_s Setup time S_n to CP	3.80		3.80		3.40		ns	Figs. 6, 9
t_h Hold time S_n to CP	0.10		0.10		0.10		ns	
$t_w(H)$ Pulse width HIGH CP	2.50		2.50		2.50		ns	Figs. 5, 9

Shift Register

100141

AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -5.2V \pm 5\%$

PARAMETER		$T_A = 0^\circ\text{C}$		$T_A = +25^\circ\text{C}$		$T_A = +85^\circ\text{C}$		UNIT	TEST CONDITIONS
		Min	Max	Min	Max	Min	Max		
f_{MAX}	Maximum shift frequency	275		275		275		MHz	Figs. 5, 8, 9
t_{PLH}	Propagation delay CP to Q_n	0.90	2.40	1.10	2.40	1.10	2.55	ns	Figs. 5, 7, 9
t_{PHL}		0.90	2.40	1.10	2.40	1.10	2.55	ns	
t_{TLH}	Transition time	0.45	1.40	0.45	1.30	0.45	1.40	ns	
t_{THL}	20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.40	ns	
t_s	Setup time D_n, P_n to CP	1.40		1.40		1.70		ns	Figs. 6, 9
t_h	Hold time D_n, P_n to CP	0.60		0.60		0.60		ns	
t_s	Setup time S_n to CP	3.80		3.80		3.40		ns	Figs. 6, 9
t_h	Hold time S_n to CP	0.10		0.10		0.10		ns	
$t_w(\text{H})$	Pulse width HIGH CP	2.50		2.50		2.50		ns	Figs. 5, 9

Flat Pack $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -4.2V \pm 0.010V$ to $-4.8V \pm 0.010V$

PARAMETER		$T_A = 0^\circ\text{C}$		$T_A = +25^\circ\text{C}$		$T_A = +85^\circ\text{C}$		UNIT	TEST CONDITIONS
		Min	Max	Min	Max	Min	Max		
f_{MAX}	Maximum shift frequency	300		300		300		MHz	Figs. 5, 8, 9
t_{PLH}	Propagation delay CP to Q_n	0.90	2.20	1.10	2.20	1.10	2.35	ns	Figs. 5, 7, 9
t_{PHL}		0.90	2.20	1.10	2.20	1.10	2.35	ns	
t_{TLH}	Transition time	0.45	1.40	0.45	1.30	0.45	1.40	ns	
t_{THL}	20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.40	ns	
t_s	Setup time D_n, P_n to CP	1.20		1.20		1.50		ns	Figs. 6, 9
t_h	Hold time D_n, P_n to CP	0.50		0.50		0.50		ns	
t_s	Setup time S_n to CP	2.80		2.80		3.20		ns	Figs. 6, 9
t_h	Hold time S_n to CP	0.00		0.00		0.00		ns	
$t_w(\text{H})$	Pulse width HIGH CP	2.50		2.50		2.50		ns	Figs. 5, 9

Shift Register



100141

AC ELECTRICAL CHARACTERISTICS

Flat Pack $V_{CC1} = V_{CC2} = GND$, $V_{EE} = -5.2V \pm 5\%$

PARAMETER	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
f_{MAX} Maximum shift frequency	300		300		300		MHz	Figs. 5, 8, 9
t_{PLH} Propagation delay t_{PHL} CP to Q_n	0.90 0.90	2.20 2.20	1.10 1.10	2.20 2.20	1.10 1.10	2.35 2.35	ns ns	Figs. 5, 7, 9
t_{TLH} Transition time t_{THL} 20% to 80%, 80% to 20%	0.45 0.45	1.40 1.40	0.45 0.45	1.30 1.30	0.45 0.45	1.40 1.40	ns ns	
t_s Setup time D_n, P_n to CP	1.20		1.20		1.50		ns	Figs. 6, 9
t_h Hold time D_n, P_n to CP	0.50		0.50		0.50		ns	
t_s Setup time S_n to CP	2.80		2.80		3.20		ns	Figs. 6, 9
t_h Hold time S_n to CP	0.00		0.00		0.00		ns	
$t_w(H)$ Pulse width HIGH CP	2.50		2.50		2.50		ns	Figs. 5, 9

AC WAVEFORMS



Shift Register

100141

TEST CIRCUITS AND WAVEFORMS




Figure 7. Test Circuit





Figure 8. Shift Frequency Test Circuit (Shift Left)

Shift Register

100141



7